REMARKS

Claims 1-2 and 4-6 are pending in this application, of which claim 1 has been amended. Claim 3 has been canceled. No new claims have been added.

The claims are now in condition for examination.

Attached hereto is a marked-up version of the changes made to the specification and claims by the current amendment. The attached page is captioned "**VERSION WITH MARKINGS TO SHOW CHANGES MADE**".

In the event that this paper is not timely filed, Applicants respectfully petition for an appropriate extension of time. The fees for such an extension or any other fees which may be due with respect to this paper, may be charged to Deposit Account No. 01-2340.

Respectfully submitted,

ARMSTRONG, WESTERMAN, HATTORI,
McLELAND & NAUGHTON, LLP

William L. Brooks
Attorney for Applicants
Reg. No. 34,129

Atty. Docket No. 010288
Suite 1000
1725 K Street, N.W.
Washington, D.C. 20006
Tel: (202) 659-2930
WLB:mlg
Enclosures: Version With Markings To Show Changes Made

VERSION WITH MARKINGS TO SHOW CHANGES MADE

In the Specification:

The specification has been amended as follows:

Paragraph beginning at line 24 of page 11 has been amended as follows:

Further, in the above description, the operation stoppage state of the PLL circuit is judged by the presence/absence of an output signal of the frequency divider 4. However, the operation stoppage state of the PLL circuit may be judged by detecting [by a separately provided voltage comparator whether or not the control voltage Va of the voltage control oscillator 3 is less than or equal to a predetermined level, or by detecting] whether or not the oscillation frequency fck of the voltage control oscillator 3 is a frequency of a predetermined value or more. In [the later] this case, the signal of the frequency fck may be converted into a voltage signal by a frequency/voltage converter, and this voltage signal compared with a predetermined value by a voltage comparator.

In the Claims:

Claim 3 has been canceled.

Claim 1 has been amended as follows:

1. (Amended) A PLL circuit in which a phase comparator, a loop filter, a voltage control oscillator and a frequency divider are successively loop-connected, said PLL circuit comprising:

operation stoppage detecting means for detecting that PLL operation has stopped, said detection being effected on the basis of an output signal from said voltage control oscillator or said frequency divider; and

control means for, when said operation stoppage detecting means detects stoppage of operation, controlling the voltage control oscillator such that an oscillation frequency of the voltage control oscillator is low.